[ { "key": "GW9UNB4S", "version": 12, "library": { "type": "group", "id": 167080, "name": "Haswell Microarchitecture", "links": { "alternate": { "href": "https://www.zotero.org/groups/haswell_microarchitecture", "type": "text/html" } } }, "links": { "self": { "href": "https://api.zotero.org/groups/167080/items/GW9UNB4S", "type": "application/json" }, "alternate": { "href": "https://www.zotero.org/groups/haswell_microarchitecture/items/GW9UNB4S", "type": "text/html" } }, "meta": { "createdByUser": { "id": 1391455, "username": "wagmarom", "name": "wagner", "links": { "alternate": { "href": "https://www.zotero.org/wagmarom", "type": "text/html" } } }, "numChildren": 0 }, "data": { "key": "GW9UNB4S", "version": 12, "itemType": "magazineArticle", "title": "TSMC taps ARM's V8 on road to 16-nm FinFET", "creators": [], "abstractNote": "", "publicationTitle": "", "publisher": "", "place": "", "date": "", "volume": "", "issue": "", "pages": "http://www.eetimes.com/electronics-news/4398727/TSMC-taps-ARM-V8-in-road-to-16-nm-FinFET", "ISSN": "", "DOI": "", "citationKey": "", "url": "", "accessDate": "", "archive": "", "archiveLocation": "", "shortTitle": "", "language": "", "libraryCatalog": "", "callNumber": "", "rights": "", "extra": "", "tags": [], "collections": [], "relations": {}, "dateAdded": "2013-05-25T00:53:16Z", "dateModified": "2013-05-25T00:53:16Z" } }, { "key": "HT73A4BT", "version": 11, "library": { "type": "group", "id": 167080, "name": "Haswell Microarchitecture", "links": { "alternate": { "href": "https://www.zotero.org/groups/haswell_microarchitecture", "type": "text/html" } } }, "links": { "self": { "href": "https://api.zotero.org/groups/167080/items/HT73A4BT", "type": "application/json" }, "alternate": { "href": "https://www.zotero.org/groups/haswell_microarchitecture/items/HT73A4BT", "type": "text/html" } }, "meta": { "createdByUser": { "id": 1391455, "username": "wagmarom", "name": "wagner", "links": { "alternate": { "href": "https://www.zotero.org/wagmarom", "type": "text/html" } } }, "numChildren": 0 }, "data": { "key": "HT73A4BT", "version": 11, "itemType": "journalArticle", "title": "Globalfoundries looks to leapfrog fab rivals", "creators": [], "abstractNote": "", "publicationTitle": "", "publisher": "", "place": "", "date": "", "volume": "", "issue": "", "section": "", "partNumber": "", "partTitle": "", "pages": "http://www.eetimes.com/electronics-news/4396720/Globalfoundries-to-offer-14-nm-process-with-FinFETs-in-2014?pageNumber=1", "series": "", "seriesTitle": "", "seriesText": "", "journalAbbreviation": "", "DOI": "", "citationKey": "", "url": "", "accessDate": "", "PMID": "", "PMCID": "", "ISSN": "", "archive": "", "archiveLocation": "", "shortTitle": "", "language": "", "libraryCatalog": "", "callNumber": "", "rights": "", "extra": "", "tags": [], "collections": [], "relations": {}, "dateAdded": "2013-05-25T00:52:33Z", "dateModified": "2013-05-25T00:52:33Z" } }, { "key": "7MWZMD9Q", "version": 10, "library": { "type": "group", "id": 167080, "name": "Haswell Microarchitecture", "links": { "alternate": { "href": "https://www.zotero.org/groups/haswell_microarchitecture", "type": "text/html" } } }, "links": { "self": { "href": "https://api.zotero.org/groups/167080/items/7MWZMD9Q", "type": "application/json" }, "alternate": { "href": "https://www.zotero.org/groups/haswell_microarchitecture/items/7MWZMD9Q", "type": "text/html" } }, "meta": { "createdByUser": { "id": 1391455, "username": "wagmarom", "name": "wagner", "links": { "alternate": { "href": "https://www.zotero.org/wagmarom", "type": "text/html" } } }, "numChildren": 0 }, "data": { "key": "7MWZMD9Q", "version": 10, "itemType": "webpage", "title": "4th Generation of Core Microarchitecture: Intel Haswell. Page 3 - X-bit labs", "creators": [], "abstractNote": "", "websiteTitle": "", "websiteType": "", "date": "", "publisher": "", "place": "", "DOI": "", "citationKey": "", "url": "http://www.xbitlabs.com/articles/cpu/display/haswell-uarch-idf_3.html", "accessDate": "2013-05-17T16:20:10Z", "shortTitle": "", "language": "", "rights": "", "extra": "", "tags": [], "collections": [], "relations": {}, "dateAdded": "2013-05-17T16:20:10Z", "dateModified": "2013-05-17T16:20:10Z" } }, { "key": "QWNZRMU9", "version": 9, "library": { "type": "group", "id": 167080, "name": "Haswell Microarchitecture", "links": { "alternate": { "href": "https://www.zotero.org/groups/haswell_microarchitecture", "type": "text/html" } } }, "links": { "self": { "href": "https://api.zotero.org/groups/167080/items/QWNZRMU9", "type": "application/json" }, "alternate": { "href": "https://www.zotero.org/groups/haswell_microarchitecture/items/QWNZRMU9", "type": "text/html" } }, "meta": { "createdByUser": { "id": 1391455, "username": "wagmarom", "name": "wagner", "links": { "alternate": { "href": "https://www.zotero.org/wagmarom", "type": "text/html" } } }, "numChildren": 0 }, "data": { "key": "QWNZRMU9", "version": 9, "itemType": "webpage", "title": "Haswell Micro-architecture details revealed by Intel | Technology", "creators": [], "abstractNote": "", "websiteTitle": "", "websiteType": "", "date": "", "publisher": "", "place": "", "DOI": "", "citationKey": "", "url": "http://www.wjpaper.com/united-states/technology/12091903-haswell-micro-architecture-details-revealed-by-intel.html", "accessDate": "2013-05-16T05:02:04Z", "shortTitle": "", "language": "", "rights": "", "extra": "", "tags": [], "collections": [], "relations": {}, "dateAdded": "2013-05-16T05:02:04Z", "dateModified": "2013-05-16T05:02:04Z" } }, { "key": "KEEFN4BC", "version": 5, "library": { "type": "group", "id": 167080, "name": "Haswell Microarchitecture", "links": { "alternate": { "href": "https://www.zotero.org/groups/haswell_microarchitecture", "type": "text/html" } } }, "links": { "self": { "href": "https://api.zotero.org/groups/167080/items/KEEFN4BC", "type": "application/json" }, "alternate": { "href": "https://www.zotero.org/groups/haswell_microarchitecture/items/KEEFN4BC", "type": "text/html" } }, "meta": { "createdByUser": { "id": 1391455, "username": "wagmarom", "name": "wagner", "links": { "alternate": { "href": "https://www.zotero.org/wagmarom", "type": "text/html" } } }, "creatorSummary": "Intel®", "parsedDate": "2011-06", "numChildren": 1 }, "data": { "key": "KEEFN4BC", "version": 5, "itemType": "book", "title": "Advanced Vector Extensions\nProgramming Reference", "creators": [ { "creatorType": "author", "firstName": "", "lastName": "Intel®" } ], "abstractNote": "INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE,\nEXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANT-\nED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL’S TERMS AND CONDITIONS OF SALE FOR SUCH\nPRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED\nWARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES\nRELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY\nPATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. INTEL PRODUCTS ARE NOT INTENDED\nFOR USE IN MEDICAL, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS.", "series": "", "seriesNumber": "", "volume": "1", "numberOfVolumes": "", "edition": "1", "date": "June 2011", "publisher": "Intel®", "place": "", "originalDate": "", "originalPublisher": "", "originalPlace": "", "format": "", "numPages": "", "ISBN": "", "DOI": "", "citationKey": "", "url": "", "accessDate": "", "ISSN": "", "archive": "", "archiveLocation": "", "shortTitle": "", "language": "English", "libraryCatalog": "", "callNumber": "", "rights": "", "extra": "", "tags": [], "collections": [], "relations": {}, "dateAdded": "2013-05-11T21:41:29Z", "dateModified": "2013-05-11T21:41:29Z" } }, { "key": "WSU3X2WK", "version": 5, "library": { "type": "group", "id": 167080, "name": "Haswell Microarchitecture", "links": { "alternate": { "href": "https://www.zotero.org/groups/haswell_microarchitecture", "type": "text/html" } } }, "links": { "self": { "href": "https://api.zotero.org/groups/167080/items/WSU3X2WK", "type": "application/json" }, "alternate": { "href": "https://www.zotero.org/groups/haswell_microarchitecture/items/WSU3X2WK", "type": "text/html" }, "up": { "href": "https://api.zotero.org/groups/167080/items/KEEFN4BC", "type": "application/json" } }, "meta": { "numChildren": 0 }, "data": { "key": "WSU3X2WK", "version": 5, "parentItem": "KEEFN4BC", "itemType": "note", "note": "", "tags": [], "relations": {}, "dateAdded": "2013-05-11T21:41:29Z", "dateModified": "2013-05-11T21:41:29Z" } }, { "key": "V97GX5A4", "version": 4, "library": { "type": "group", "id": 167080, "name": "Haswell Microarchitecture", "links": { "alternate": { "href": "https://www.zotero.org/groups/haswell_microarchitecture", "type": "text/html" } } }, "links": { "self": { "href": "https://api.zotero.org/groups/167080/items/V97GX5A4", "type": "application/json" }, "alternate": { "href": "https://www.zotero.org/groups/haswell_microarchitecture/items/V97GX5A4", "type": "text/html" } }, "meta": { "createdByUser": { "id": 1391455, "username": "wagmarom", "name": "wagner", "links": { "alternate": { "href": "https://www.zotero.org/wagmarom", "type": "text/html" } } }, "numChildren": 0 }, "data": { "key": "V97GX5A4", "version": 4, "itemType": "webpage", "title": "Intel to Officially Enable Better Overclocking in Haswell - Softpedia", "creators": [], "abstractNote": "", "websiteTitle": "", "websiteType": "", "date": "", "publisher": "", "place": "", "DOI": "", "citationKey": "", "url": "http://news.softpedia.com/news/Intel-to-Officially-Enable-Better-Overclocking-in-Haswell-293719.shtml", "accessDate": "2013-05-08T17:00:37Z", "shortTitle": "", "language": "", "rights": "", "extra": "", "tags": [], "collections": [], "relations": {}, "dateAdded": "2013-05-11T21:35:49Z", "dateModified": "2013-05-11T21:35:49Z" } }, { "key": "PGERUWU2", "version": 4, "library": { "type": "group", "id": 167080, "name": "Haswell Microarchitecture", "links": { "alternate": { "href": "https://www.zotero.org/groups/haswell_microarchitecture", "type": "text/html" } } }, "links": { "self": { "href": "https://api.zotero.org/groups/167080/items/PGERUWU2", "type": "application/json" }, "alternate": { "href": "https://www.zotero.org/groups/haswell_microarchitecture/items/PGERUWU2", "type": "text/html" } }, "meta": { "createdByUser": { "id": 1391455, "username": "wagmarom", "name": "wagner", "links": { "alternate": { "href": "https://www.zotero.org/wagmarom", "type": "text/html" } } }, "numChildren": 0 }, "data": { "key": "PGERUWU2", "version": 4, "itemType": "webpage", "title": "Intel's Haswell CPU Microarchitecture", "creators": [], "abstractNote": "", "websiteTitle": "", "websiteType": "", "date": "", "publisher": "", "place": "", "DOI": "", "citationKey": "", "url": "http://www.realworldtech.com/haswell-cpu/", "accessDate": "2013-05-11T20:22:51Z", "shortTitle": "", "language": "", "rights": "", "extra": "", "tags": [], "collections": [], "relations": {}, "dateAdded": "2013-05-11T21:35:49Z", "dateModified": "2013-05-11T21:35:49Z" } }, { "key": "XF8W6PW3", "version": 4, "library": { "type": "group", "id": 167080, "name": "Haswell Microarchitecture", "links": { "alternate": { "href": "https://www.zotero.org/groups/haswell_microarchitecture", "type": "text/html" } } }, "links": { "self": { "href": "https://api.zotero.org/groups/167080/items/XF8W6PW3", "type": "application/json" }, "alternate": { "href": "https://www.zotero.org/groups/haswell_microarchitecture/items/XF8W6PW3", "type": "text/html" } }, "meta": { "createdByUser": { "id": 1391455, "username": "wagmarom", "name": "wagner", "links": { "alternate": { "href": "https://www.zotero.org/wagmarom", "type": "text/html" } } }, "numChildren": 0 }, "data": { "key": "XF8W6PW3", "version": 4, "itemType": "webpage", "title": "Intel migrates to desktop Multi-Chip Modules (MCMs) with 14nm Broadwell", "creators": [], "abstractNote": "", "websiteTitle": "", "websiteType": "", "date": "", "publisher": "", "place": "", "DOI": "", "citationKey": "", "url": "http://www.fudzilla.com/home/item/26786-intel-migrates-to-desktop-multi-chip-module-mcm-with-14nm-broadwell", "accessDate": "2013-05-08T17:03:32Z", "shortTitle": "", "language": "", "rights": "", "extra": "", "tags": [], "collections": [], "relations": {}, "dateAdded": "2013-05-11T21:35:49Z", "dateModified": "2013-05-11T21:35:49Z" } }, { "key": "XQTMQ7J7", "version": 4, "library": { "type": "group", "id": 167080, "name": "Haswell Microarchitecture", "links": { "alternate": { "href": "https://www.zotero.org/groups/haswell_microarchitecture", "type": "text/html" } } }, "links": { "self": { "href": "https://api.zotero.org/groups/167080/items/XQTMQ7J7", "type": "application/json" }, "alternate": { "href": "https://www.zotero.org/groups/haswell_microarchitecture/items/XQTMQ7J7", "type": "text/html" } }, "meta": { "createdByUser": { "id": 1391455, "username": "wagmarom", "name": "wagner", "links": { "alternate": { "href": "https://www.zotero.org/wagmarom", "type": "text/html" } } }, "numChildren": 0 }, "data": { "key": "XQTMQ7J7", "version": 4, "itemType": "webpage", "title": "IDF 2012: Intel Haswell Architecture Revealed | PC Perspective", "creators": [], "abstractNote": "", "websiteTitle": "", "websiteType": "", "date": "", "publisher": "", "place": "", "DOI": "", "citationKey": "", "url": "http://www.pcper.com/reviews/Processors/IDF-2012-Intel-Haswell-Architecture-Revealed", "accessDate": "2013-05-07T05:09:02Z", "shortTitle": "", "language": "", "rights": "", "extra": "", "tags": [], "collections": [], "relations": {}, "dateAdded": "2013-05-11T21:35:49Z", "dateModified": "2013-05-11T21:35:49Z" } }, { "key": "H3F4S8U7", "version": 4, "library": { "type": "group", "id": 167080, "name": "Haswell Microarchitecture", "links": { "alternate": { "href": "https://www.zotero.org/groups/haswell_microarchitecture", "type": "text/html" } } }, "links": { "self": { "href": "https://api.zotero.org/groups/167080/items/H3F4S8U7", "type": "application/json" }, "alternate": { "href": "https://www.zotero.org/groups/haswell_microarchitecture/items/H3F4S8U7", "type": "text/html" } }, "meta": { "createdByUser": { "id": 1391455, "username": "wagmarom", "name": "wagner", "links": { "alternate": { "href": "https://www.zotero.org/wagmarom", "type": "text/html" } } }, "numChildren": 0 }, "data": { "key": "H3F4S8U7", "version": 4, "itemType": "webpage", "title": "Haswell New Instruction Descriptions Now Available! | Intel® Developer Zone", "creators": [], "abstractNote": "", "websiteTitle": "", "websiteType": "", "date": "", "publisher": "", "place": "", "DOI": "", "citationKey": "", "url": "http://software.intel.com/en-us/blogs/2011/06/13/haswell-new-instruction-descriptions-now-available/", "accessDate": "2013-05-07T05:10:49Z", "shortTitle": "", "language": "", "rights": "", "extra": "", "tags": [], "collections": [], "relations": {}, "dateAdded": "2013-05-11T21:35:49Z", "dateModified": "2013-05-11T21:35:49Z" } }, { "key": "C5BFAISU", "version": 4, "library": { "type": "group", "id": 167080, "name": "Haswell Microarchitecture", "links": { "alternate": { "href": "https://www.zotero.org/groups/haswell_microarchitecture", "type": "text/html" } } }, "links": { "self": { "href": "https://api.zotero.org/groups/167080/items/C5BFAISU", "type": "application/json" }, "alternate": { "href": "https://www.zotero.org/groups/haswell_microarchitecture/items/C5BFAISU", "type": "text/html" } }, "meta": { "createdByUser": { "id": 1391455, "username": "wagmarom", "name": "wagner", "links": { "alternate": { "href": "https://www.zotero.org/wagmarom", "type": "text/html" } } }, "parsedDate": "2013-05-03", "numChildren": 0 }, "data": { "key": "C5BFAISU", "version": 4, "itemType": "encyclopediaArticle", "title": "Haswell (microarchitecture)", "creators": [], "abstractNote": "Haswell is the codename for a processor microarchitecture under development by Intel's Oregon team as the successor to the Ivy Bridge architecture.[1] Using the 22 nm process,[2] Intel is expected to release CPUs based on this microarchitecture on June 4, 2013.[3] With Haswell, Intel will introduce a new low-power processor designed for convertible or 'hybrid' Ultrabooks, having the Y suffix. Intel demonstrated a working Haswell chip at the 2011 Intel Developer Forum.[4]", "encyclopediaTitle": "Wikipedia, the free encyclopedia", "series": "", "seriesNumber": "", "volume": "", "numberOfVolumes": "", "edition": "", "date": "2013-05-03T08:28:32Z", "publisher": "", "place": "", "pages": "", "ISBN": "", "DOI": "", "citationKey": "", "url": "http://en.wikipedia.org/w/index.php?title=Haswell_(microarchitecture)&oldid=553253282", "accessDate": "2013-05-04T22:52:27Z", "archive": "", "archiveLocation": "", "shortTitle": "", "language": "en", "libraryCatalog": "Wikipedia", "callNumber": "", "rights": "Creative Commons Attribution-ShareAlike License", "extra": "Page Version ID: 553253282", "tags": [], "collections": [], "relations": {}, "dateAdded": "2013-05-11T21:35:49Z", "dateModified": "2013-05-11T21:35:49Z" } }, { "key": "CP37C3GE", "version": 4, "library": { "type": "group", "id": 167080, "name": "Haswell Microarchitecture", "links": { "alternate": { "href": "https://www.zotero.org/groups/haswell_microarchitecture", "type": "text/html" } } }, "links": { "self": { "href": "https://api.zotero.org/groups/167080/items/CP37C3GE", "type": "application/json" }, "alternate": { "href": "https://www.zotero.org/groups/haswell_microarchitecture/items/CP37C3GE", "type": "text/html" } }, "meta": { "createdByUser": { "id": 1391455, "username": "wagmarom", "name": "wagner", "links": { "alternate": { "href": "https://www.zotero.org/wagmarom", "type": "text/html" } } }, "numChildren": 0 }, "data": { "key": "CP37C3GE", "version": 4, "itemType": "webpage", "title": "Transactional Synchronization in Haswell | Intel® Developer Zone", "creators": [], "abstractNote": "", "websiteTitle": "", "websiteType": "", "date": "", "publisher": "", "place": "", "DOI": "", "citationKey": "", "url": "http://software.intel.com/en-us/blogs/2012/02/07/transactional-synchronization-in-haswell", "accessDate": "2013-05-08T16:53:39Z", "shortTitle": "", "language": "", "rights": "", "extra": "", "tags": [], "collections": [], "relations": {}, "dateAdded": "2013-05-11T21:35:49Z", "dateModified": "2013-05-11T21:35:49Z" } }, { "key": "MW26RTQ2", "version": 4, "library": { "type": "group", "id": 167080, "name": "Haswell Microarchitecture", "links": { "alternate": { "href": "https://www.zotero.org/groups/haswell_microarchitecture", "type": "text/html" } } }, "links": { "self": { "href": "https://api.zotero.org/groups/167080/items/MW26RTQ2", "type": "application/json" }, "alternate": { "href": "https://www.zotero.org/groups/haswell_microarchitecture/items/MW26RTQ2", "type": "text/html" } }, "meta": { "createdByUser": { "id": 1391455, "username": "wagmarom", "name": "wagner", "links": { "alternate": { "href": "https://www.zotero.org/wagmarom", "type": "text/html" } } }, "numChildren": 0 }, "data": { "key": "MW26RTQ2", "version": 4, "itemType": "webpage", "title": "Search Results", "creators": [], "abstractNote": "", "websiteTitle": "", "websiteType": "", "date": "", "publisher": "", "place": "", "DOI": "", "citationKey": "", "url": "http://www.intel.com/content/www/us/en/search.html?keyword=haswell+microarchitecture", "accessDate": "2013-05-04T23:52:14Z", "shortTitle": "", "language": "", "rights": "", "extra": "", "tags": [], "collections": [], "relations": {}, "dateAdded": "2013-05-11T21:35:49Z", "dateModified": "2013-05-11T21:35:49Z" } }, { "key": "SUIGVIKX", "version": 4, "library": { "type": "group", "id": 167080, "name": "Haswell Microarchitecture", "links": { "alternate": { "href": "https://www.zotero.org/groups/haswell_microarchitecture", "type": "text/html" } } }, "links": { "self": { "href": "https://api.zotero.org/groups/167080/items/SUIGVIKX", "type": "application/json" }, "alternate": { "href": "https://www.zotero.org/groups/haswell_microarchitecture/items/SUIGVIKX", "type": "text/html" } }, "meta": { "createdByUser": { "id": 1391455, "username": "wagmarom", "name": "wagner", "links": { "alternate": { "href": "https://www.zotero.org/wagmarom", "type": "text/html" } } }, "numChildren": 0 }, "data": { "key": "SUIGVIKX", "version": 4, "itemType": "webpage", "title": "Intel Tick-Tock - Wikipedia, the free encyclopedia", "creators": [], "abstractNote": "", "websiteTitle": "", "websiteType": "", "date": "", "publisher": "", "place": "", "DOI": "", "citationKey": "", "url": "http://en.wikipedia.org/wiki/Intel_Tick-Tock", "accessDate": "2013-05-04T23:54:41Z", "shortTitle": "", "language": "", "rights": "", "extra": "", "tags": [], "collections": [], "relations": {}, "dateAdded": "2013-05-11T21:35:49Z", "dateModified": "2013-05-11T21:35:49Z" } }, { "key": "Q6T2PN9E", "version": 4, "library": { "type": "group", "id": 167080, "name": "Haswell Microarchitecture", "links": { "alternate": { "href": "https://www.zotero.org/groups/haswell_microarchitecture", "type": "text/html" } } }, "links": { "self": { "href": "https://api.zotero.org/groups/167080/items/Q6T2PN9E", "type": "application/json" }, "alternate": { "href": "https://www.zotero.org/groups/haswell_microarchitecture/items/Q6T2PN9E", "type": "text/html" } }, "meta": { "createdByUser": { "id": 1391455, "username": "wagmarom", "name": "wagner", "links": { "alternate": { "href": "https://www.zotero.org/wagmarom", "type": "text/html" } } }, "numChildren": 0 }, "data": { "key": "Q6T2PN9E", "version": 4, "itemType": "webpage", "title": "Intel IPP support for Intel® AVX2 | Intel® Developer Zone", "creators": [], "abstractNote": "", "websiteTitle": "", "websiteType": "", "date": "", "publisher": "", "place": "", "DOI": "", "citationKey": "", "url": "http://software.intel.com/en-us/articles/haswell-support-in-intel-ipp?wapkw=haswell+microarchitecture", "accessDate": "2013-05-04T23:55:40Z", "shortTitle": "", "language": "", "rights": "", "extra": "", "tags": [], "collections": [], "relations": {}, "dateAdded": "2013-05-11T21:35:49Z", "dateModified": "2013-05-11T21:35:49Z" } }, { "key": "9WMMTJKT", "version": 4, "library": { "type": "group", "id": 167080, "name": "Haswell Microarchitecture", "links": { "alternate": { "href": "https://www.zotero.org/groups/haswell_microarchitecture", "type": "text/html" } } }, "links": { "self": { "href": "https://api.zotero.org/groups/167080/items/9WMMTJKT", "type": "application/json" }, "alternate": { "href": "https://www.zotero.org/groups/haswell_microarchitecture/items/9WMMTJKT", "type": "text/html" } }, "meta": { "createdByUser": { "id": 1391455, "username": "wagmarom", "name": "wagner", "links": { "alternate": { "href": "https://www.zotero.org/wagmarom", "type": "text/html" } } }, "numChildren": 0 }, "data": { "key": "9WMMTJKT", "version": 4, "itemType": "webpage", "title": "Intel Haswell's idle states reportedly won't play well with some power supplies", "creators": [], "abstractNote": "One of the staples of Intel's upcoming Haswell processor architecture is its support for lower-power idle states that can rival tablet chips in power", "websiteTitle": "Engadget", "websiteType": "", "date": "", "publisher": "", "place": "", "DOI": "", "citationKey": "", "url": "http://www.engadget.com/2013/05/01/intel-haswell-idle-states-reportedly-dislike-some-psus/", "accessDate": "2013-05-04T23:40:08Z", "shortTitle": "", "language": "", "rights": "", "extra": "", "tags": [ { "tag": "PowerSupply", "type": 1 }, { "tag": "core", "type": 1 }, { "tag": "cpu", "type": 1 }, { "tag": "desktop", "type": 1 }, { "tag": "haswell", "type": 1 }, { "tag": "intel", "type": 1 }, { "tag": "motherboard", "type": 1 }, { "tag": "processor", "type": 1 }, { "tag": "sharkbay", "type": 1 } ], "collections": [], "relations": {}, "dateAdded": "2013-05-11T21:35:49Z", "dateModified": "2013-05-11T21:35:49Z" } }, { "key": "IJZ7FT8K", "version": 4, "library": { "type": "group", "id": 167080, "name": "Haswell Microarchitecture", "links": { "alternate": { "href": "https://www.zotero.org/groups/haswell_microarchitecture", "type": "text/html" } } }, "links": { "self": { "href": "https://api.zotero.org/groups/167080/items/IJZ7FT8K", "type": "application/json" }, "alternate": { "href": "https://www.zotero.org/groups/haswell_microarchitecture/items/IJZ7FT8K", "type": "text/html" } }, "meta": { "createdByUser": { "id": 1391455, "username": "wagmarom", "name": "wagner", "links": { "alternate": { "href": "https://www.zotero.org/wagmarom", "type": "text/html" } } }, "numChildren": 0 }, "data": { "key": "IJZ7FT8K", "version": 4, "itemType": "webpage", "title": "Haswell chip completes Ultrabook 'revolution' | Nanotech - The Circuits Blog - CNET News", "creators": [], "abstractNote": "", "websiteTitle": "", "websiteType": "", "date": "", "publisher": "", "place": "", "DOI": "", "citationKey": "", "url": "http://news.cnet.com/8301-13924_3-20106098-64/haswell-chip-completes-ultrabook-revolution/?tag=mncol;posts", "accessDate": "2013-05-07T05:08:35Z", "shortTitle": "", "language": "", "rights": "", "extra": "", "tags": [], "collections": [], "relations": {}, "dateAdded": "2013-05-11T21:35:49Z", "dateModified": "2013-05-11T21:35:49Z" } } ]